

PATENTS

D.J. Fouts, "Second-Layer Polysilicon Structures for Gate End-Around Leakage Current Compensation in Bulk CMOS ICs," Patent Pending.

D.J. Fouts and K.A. Shehata, "Two-Phase Dynamic Logic Circuits for Gallium Arsenide Complementary HIGFET Fabrication Processes," U.S. Patent No. 6,150,848, November 21, 2000.

D.J. Fouts, "Predictive Read Cache Memories for Reducing Primary Cache Miss Latency in Embedded Microprocessor Systems," U.S. Patent No. 6,047,359, April 4, 2000.

D.J. Fouts and K.A. Shehata, "Two-Phase Dynamic Logic Circuits for Gallium Arsenide Complementary HIGFET Fabrication Processes," U.S. Patent No. 5,926,038, July 20, 1999.

PUBLICATIONS

D.J. Fouts, P.E. Pace, C. Karow, and S. Ekestorm, "A Single-Chip False Target Radar Image Generator for Countering Wideband Imaging Radars," *IEEE Journal of Solid State Circuits*, accepted for publication.

P.E. Pace, D.J. Fouts, S. Ekestorm, and C. Karow, "A Digital Image Synthesizer for Countering Inverse Synthetic Aperture Radar," *IEEE Transactions on Aerospace and Electronic Systems*, submitted.

D.J. Fouts, G.R. McKerrow, G.K. Lum, S.S. Noe, and A.S. Lambley, "Second-Layer Polysilicon Structures for Gate End-Around Leakage Current Compensation in Bulk CMOS ICs", *Microelectronics Reliability*, Vol. 40, No. 6, pp. 955-963, Jun. 2000.

D.J. Fouts and T.R. Weatherford, "Gallium Arsenide Field Effect Transistor Logic Circuits," *The Wiley Encyclopedia of Electrical and Electronics Engineering*, Volume 8, John G. Webster, Editor, John Wiley and Sons, New York, NY, 1999, pp. 215-233.

D.J. Fouts, G.J. Nowicki, M.E. Aguilar, "A CMOS Read Prediction Buffer IC for Embedded Microprocessor Systems," *Journal of Microelectronic Systems Integration*, Vol. 5, No.3, pp. 129-138, 1997.

T.R. Weatherford, R. Radice, D. Eskins, J. Devers, D.J. Fouts, P.W. Marshall, C.J. Marshall, H. Dietrich, M. Twigg, and R. Milano, "SEU Design Considerations for MESFETs on LT GaAs," *IEEE Transactions on Nuclear Science*, Vol. 44, No. 6, December 1997, pp. 2282 - 2289.

T.R. Weatherford, P.W. Marshall, C.J. Marshall, D.J. Fouts, B. Mathes, and M. LaMacchia, "Effect of Low- Temperature Buffer-Layer Thickness and Growth Temperature on the SEE Sensitivity of GaAs HIGFET Circuits," *IEEE Transactions on Nuclear Science*, Vol. 44, No. 6, December 1997, pp. 2298- 2305.

D.J. Fouts, T.R. Weatherford, D. McMorrow, K. Wolfe, S.E. Van Dyk, and A.B. Campbell, "Single Event Upsets in Gallium Arsenide Pseudo-Complementary MESFET Logic," *IEEE Transactions on Nuclear Science*, Vol. 42, No. 6, Dec. 1995.

D.J. Fouts, T.R. Weatherford, D. McMorrow, J.S. Melinger, and A.B. Campbell, "Single Event Upsets in Gallium Arsenide Dynamic Logic," *IEEE Transactions on Nuclear Science*, Vol. 41, No. 6, pp. 2244-2251, Dec. 1994.

D.J. Fouts and A.B. Billingsley, "Predictive Read Caches: An Alternative to On-Chip Second-Level Cache Memories," *Journal of Microelectronic Systems Integration*, Vol. 2, No. 2, pp. 109-121, Jun. 1994.

D.J. Fouts, "A Gallium-Arsenide Digital Phase Shifter for Clock and Control Signal Distribution in High-Speed Digital Systems," *IEEE Journal of Solid State Circuits*, Vol. 27, No. 5, May 1992.

D.J. Fouts and S.E. Butner, "Architecture and Design of a 500MHz Gallium Arsenide "Processing Element for a Parallel Super Computer," *IEEE Journal of Solid State Circuits, Second Special Issue on Microelectronic Systems*, Vol. 26, No. 9, pp. 1199-1211, Sep. 1991.

D.J. Fouts, J.M. Johnson, S.E. Butner, and S.I. Long, "System Architecture of a 1 GHz Digital IC Tester," *IEEE Computer*, Vol. 20, No. 5, pp. 58- 70, May 1987. *Reprinted in two IEEE tutorials.*

J.P. Link and D.J. Fouts, "A Bus Interface Chip for Tactile Communications," *Government Microcircuit Applications Conference*, Monterey, CA, pp. 460-463, March 1999.

D.J. Fouts, K.A. Shehata, and S. Michael, "Dynamic Logic Families for Complementary Gallium Arsenide (CGaAs) Fabrication Processes," *40th IEEE Midwest Symposium on Circuits and Systems*, Sacramento, CA, August 1997.

K.A. Shehata, D.J. Fouts, and S. Michael, "A Dynamic Pout-Bit Carry Lookahead Adder Circuit for Complementary Gallium Arsenide (CGaAs) Fabrication Processes," *40th IEEE Midwest Symposium on Circuits and Systems*, Sacramento, CA, August 1997.

T.R. Weatherford, D.J. Fouts, P.W. Marshall, C.J. Marshall, and H.D. Dietrich, "Soft Error Immune GaAs Circuit Technologies," *40th IEEE Midwest Symposium on Circuits and Systems*, Sacramento, CA, August 1997.

R.J. Barton III, T.O. Walker III, and D.J. Fouts, "A CMOS Current-Mode pull-Adder Cell for Multi-Valued Logic VLSI," *40th IEEE Midwest Symposium on Circuits and Systems*, Sacramento, CA, Aug. 1997.

T.R. Weatherford, P.W. Marshall, C.J. Marshall, D.J. Fouts, B. Mathes, and M. LaMacchia, "Effects of Low Temperature Buffer Layer Thickness and Growth Temperature on the SEE Sensitivity of GaAs HIGFET Circuits," *34th Annual International Nuclear and Space Radiation Effects Conference*, Snowmass Village, CO, July 1997.

T.R. Weatherford, R. Radice, D. Eskins, J. Devers, D.J. Fouts, P.W. Marshall, C.J. Marshall, H. Dietrich, M. Twigg, and R. Millano, "*SED Design Consideration for MESFETs on LT GaAs*," *34th Annual International Nuclear and Space Radiation Effects Conference*, Snowmass Village, CO, July 1997.

E. Ledbetter, T.R. Weatherford, G. David, J. Hayden, J. Whitaker, and D.J. Fouts, "In Situ Picosecond Resolution Measurements of Charge Collection Transients in GaAs Logic," *34th Annual International Nuclear and Space Radiation Effects Conference*, Snowmass Village, CO, July 1997.

Meritorious Paper Award: D.J. Fouts, T.R. Weatherford, C.J. Dale, P.W. Marshall, H.B. Dietrich, D. McMorrow, J. Abrokwhah, M. LaMacchia, and R. Milano, "Soft-Error Immune Gallium Arsenide ICs Using COTS Designs and Foundries," *Government Microcircuit Applications Conference*, March 10-13, 1997, Las Vegas, NV.

T.J. Gallander and D.J. Fouts, "Design Tradeoffs in Radiation Hardened ASICs for Space Applications," *Government Microcircuit Applications Conference*, March 10-13 1997, Las Vegas, NV.

Invited Paper: D.J. Fouts, T.R. Weatherford, P.W. Marshall, C.J. Marshall, H.B. Dietrich, M. Twigg, M. LaMacchia, J. Abrokwhah, and R. Milano, "Low-Temperature Gallium Arsenide Soft-Error Immune Digital Integrated Circuits," *1997 Radiation Environmental Effects Forum*, Chantilly, VA, February 1997.

G. David, J.P. Whitaker, E.J. Ledbetter, T.R. Weatherford, D. Pouts, W. Goyette, K. Jobe, and K. Elliott, "A Picosecond-Response Photoconductive-Sampling Probe for Digital Circuit Testing," *Proceedings of the 1996 Lasers and Electro-Optics Conference*, San Francisco, CA, pp. 236-237, November 1996.

D.J. Fouts, T.R. Weatherford, D. McMorrow, K. Wolfe, S.E. Van Dyk, and A.B. Campbell, "Single Event Upsets in Gallium Arsenide Pseudo-Complementary MESFET Logic," *32nd Annual International Nuclear and Space Radiation Effects Conference*, Madison, WI, Jul 1995.

D.J. Fouts, T. Weatherford, D. McMorrow, J.S. Melinger, and A.B. Campbell, "Single Event Upsets in Gallium Arsenide Dynamic Logic," *31st Annual International Nuclear and Space Radiation Effects Conference*, Tucson, AZ, Jul. 1994.

J.K. Richstein, D.J. Fouts, and R.J. Pieper, "A CMOS VLSI IC For Real-Time Opto-Electronic Two-Dimensional Histogram Generation," *Twenty-Sixth IEEE Southeastern Symposium on System Theory*, Athens, OH, Mar. 1994.

D.J. Fouts and T.C. Gonter, "A Microprocessor Interface for Ferroelectric Capacitor Memory," *Twenty-Sixth Annual IEEE Asilomar Conference on Signals, Systems, and Computers*, Pacific Grove, CA, Oct. 1992.

A. Billingsley, D.J. Fouts, and R. Hamming, "Memory Latency Reduction Using an Address Prediction Buffer," *Twenty-Sixth Annual IEEE Asilomar Conference on Signals, Systems and Computers*, Pacific Grove, CA, Oct. 1992.

D.J. Fouts, "A Phasing Adjustment and Panout Buffer For Distributing Clock and Control Signals in High-Speed Digital Systems," *IEEE Thirty-Fourth Midwest Symposium on Circuits and Systems*, Monterey, CA, May 1991.

Invited Paper: D.J. Fouts, J.M. Johnson, S.E. Butner, and S.I. Long, "System Architecture of a GaAs 1 GHz Digital IC Tester," *Twentieth IEEE Hawaii International Conference on System Sciences*, Kona, HI, Jan. 1987.

D.J. Fouts, *Theory, Design and Simulation of GASP: A Block Data Flow Architecture for Gallium Arsenide Super Computers*, Ph.D. Diss., Univ. of Calif., Santa Barbara, CA, Jul. 1990.

D.J. Fouts, "A High Performance Peripheral Array Processor for Engineering Work Stations," M.S. Thesis, Univ. of Calif., Santa Barbara, CA, Sep. 1984.

D.J. Fouts, "Collinear Phased Arrays for HP Communication," *QST*, Vol. 73, No. 3, pp. 29- 32, Mar. 1989.